Hardware Architecture Design for High-Performance H.264/AVC Deblocking Filter
نویسندگان
چکیده
منابع مشابه
An Efficient Architecture Design for Deblocking Loop Filter
In this paper, an efficient VLSI architecture proper for adaptive deblocking loop filter in both H.264 and AVS is presented. In this architecture, data access is carefully organized and some other measures are adopted, all that facilitate pipelining in this architecture so as to increase the efficiency of getting data from the SRAM and highly reduce the total cycles of filtering process. This d...
متن کاملArchitecture design for deblocking filter in H.264/JVT/AVC
This paper,presents an efficient VLSI architecture for the dehlocking filter in H.ZWIVT/AVC. We use an array of 8x4 &bit shift registers with reconligurable data path to support both horizontal filtering and vertical filtering on the same circuit (a parallel-in parallel-out reconfigurable FIR filter). Two SRAM modules are carefully organized not only for the storage of current macroblock data a...
متن کاملHigh-Throughput Parallel Architecture for H.265/HEVC Deblocking Filter
A novel parallel VLSI architecture is proposed in order to improve the performance of the H.265/HEVC deblocking filter. The overall computation is pipelined, and a new parallel-zigzag processing order is introduced to achieve high throughput. The processing order of the filter is efficiently rearranged to process the horizontal edges and vertical edges at the same time. The proposed H.265/HEVC ...
متن کاملHardware Implementation of a High Speed Deblocking Filter for theH.264 Video Codec
H.264/MPEG-4 part 10 or Advanced Video Coding (AVC) is a standard for video compression. MPEG-4 is currently one of the most widely used formats for recording, compression and distribution of high definition video. One feature of the AVC codec is the inclusion of an in-loop deblocking filter. The goal of the deblocking filter is to remove blocking artifacts that exist at macroblock boundaries. ...
متن کاملA 48 Cycles/MB H.264/AVC Deblocking Filter Architecture for Ultra High Definition Applications
In this paper, a highly parallel deblocking filter architecture for H.264/AVC is proposed to process one macroblock in 48 clock cycles and give real-time support to QFHD@60 fps sequences at less than 100 MHz. 4 edge filters organized in 2 groups for simultaneously processing vertical and horizontal edges are applied in this architecture to enhance its throughput. While parallelism increases, pi...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Sensors and Materials
سال: 2019
ISSN: 0914-4935
DOI: 10.18494/sam.2019.2163